80

90

11
CPU

12
LOCAL BUS

13
HOST/PCI BRIDGE

14
MEMORY BUS

15

MAIN MEMORY

10

50
PCI BUS 0

RECONFIGURABLE HARDWARE MODEL

EMULATION INTERFACE

TARGET SYSTEM

20

61

30

60

40

70

PCI/PCI BRIDGE

51

PCI BUS 1

52

PCI DEVICE

PCI DEVICE

53

54

# FIG. 1

# USAGE

START 100

SIMULATE? 105
YES → SOFTWARE SIMULATION 110
NO

HARDWARE ACCELERATE? 120
YES → HARDWARE MODEL ACCELERATION 125
NO

GO TO STOP/VALUE INSPECT BRANCH 115

SIMULATE/ EMULATE AGAIN? 135
YES
NO

POST SIMULATION/ EMULATION ANALYSIS 140

EMULATE WITH TARGET SYSTEM? 145
YES → EMULATION WITH TARGET SYSTEM 150
NO

END 155

START STOP/VALUE INSPECT BRANCH 160

STOP AND VALUE INSPECT? 165
YES → STOPPING AND VALUE INSPECTION 170
NO

RETURN 175

FIG. 2

User
Designs    200

205    Compile

Simulation/Emulation    210
Compile                  Compiler

Compile
time
225

215                              220

Code for                Configuration
Software                File for
Models                  Hardware
                        Models

235    240              245              250

User          General      Data           Reconfigurable
Test          Purpose      Bus            Hardware
Bench         Processors                  Boards
              or
Run           Workstation
time
230           Simulation

Simulation/Emulation     Emulation    255
System                   Interface

Emulation

                         User Target    260
                         Systems

FIG. 3

COMPILATION

FIG. 4

START SIMULATION/
EMULATION    330

EVALUATE
INITIALIZATION CODE    331

EVALUATE ACTIVE
TEST-BENCH
COMPONENTS    332

EVALUATE CLOCK
COMPONENTS    333

DETECT ANY
ACTIVE CLOCK
EDGE?    334

YES

NO

UPDATE REGISTERS
AND MEMORIES    335

PROPAGATE
COMBINATIONAL
COMPONENTS    336

MODELED IN
HARDWARE
(EXCEPT MEMORIES)

EVALUATE ACTIVE
TEST-BENCH
COMPONENTS    337

ADVANCE
SIMULATION TIME    338

ANY TEST-BENCH
PROCESSES ACTIVE?    339

YES

NO

END SIMULATION/
EMULATION    340

SOFTWARE
KERNEL

FIG. 5

# MAPPING HARDWARE MODELS
# TO RECONFIGURABLE BOARDS

```
                                                                    360
                                                          ┌──────────────────┐
                                                          │   SYNTHESIZER    │
                                                          │ SERVER SOFTWARE  │
  ╭─────────╮ 350        ╭─────────╮ 357                  │                  │
  │  Gate   │            │   RTL   │                      │           361    │
  │ Netlist │            │         │                      │    ┌──────────┐  │
  ╰─────────╯            ╰─────────╯                      │    │   FPGA   │  │
       │            351        │      358    365          │    │Component │  │
       ▼                       ▼                          │    │   LIB    │  │
  ┌─────────┐            ┌──────────┐                     │    └──────────┘  │
  │Clustering│◄ ─ ─364 ─ │Structured│◄─────────►          │                  │
  │         │            │   RTL    │                     │           362    │
  └─────────┘            └──────────┘  ─ ─ ─ ─ ─ ─►       │    ┌──────────┐  │
       │                      │    359      366           │    │  Module  │  │
       │                      ▼                           │    │Generator │  │
       │                ┌──────────────┐                  │    │          │  │
       │                │Logic Function│◄─────────►       │    └──────────┘  │
       │                │Decomposition │                  │                  │
mapping│                └──────────────┘                  │           363    │
       │                      │                           │    ┌──────────┐  │
       ▼                      ▼        352   367          │    │  Logic   │  │
  ┌──────────────┐                               ◄────────►   │Synthesizer│ │
  │ Coarse-Grain │                                         │    │          │  │
  │  Placement   │                                         │    └──────────┘  │
  └──────────────┘                                         │                  │
         │          353              368                   └──────────────────┘
         ▼                                        ◄────────►
  ┌──────────────┐
  │  Fine-Grain  │
  │  Placement   │
  └──────────────┘
PLACE-AND-       │
ROUTE            ▼      354
              ╭─────────╮
              │  FPGA   │
              │ Netlist │
              ╰─────────╯
                   │     355
                   ▼
            ┌──────────────┐
            │ ROUTING TASK │
            └──────────────┘
                   │
                   ▼        356
              ╭─────────╮
              │BITSTREAM│        ┌──────────┐ 370
              │ CONFIG  │───────►│ HARDWARE │
              │  FILE   │        │ START-UP │
              ╰─────────╯        └──────────┘
```

# FIG. 6

|  | F11 | F12 | F13 | F14 | F21 | F22 | F23 | F24 | F31 | F32 | F33 | F34 | F41 | F42 | F43 | F44 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| F11 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| F12 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| F13 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| F14 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| F21 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| F22 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| F23 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| F24 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| F31 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| F32 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| F33 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| F34 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| F41 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| F42 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| F43 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| F44 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

FIG. 7

FPGA INTERCONNECTION



1/6 of total I/O pins of FPGA for
interconnection

FIG. 8

(A)

994  963
973
960
990  991
chip 1  chip 2
992
993

(B)

972
to next chip 990

OR  963
970
962
971
961  966
CIRCUIT
967
960
969  968  964
965
995
REG  REG
996

(C)

973
CIRCUIT
985  986
974
REG  979
EN
984  976  981  975  978
983  from another chip 991
REG  REG
EN
980
REG  982
977

# FIG. 9

Hardware models

Emulation Interface

385 Interface through cables to target system

383 H2T buffer

382

386 Emulation I/O control

384 T2H buffer

61

326a FPGA
326b FPGA
326c FPGA
326d FPGA

327

381 PCI INTERFACE
381 CONTROL UNIT

FPGA I/O Controller

390

328 PCI BUS

Cables

389 CONNECTOR

388 SIGNAL-IN & SIGNAL-OUT INTERFACE SOCKET

387

321 REG buffer 317
322 S2H buffer 318
323 H2S buffer 319
324 CLK buffer 320

Simulator Kernel

316

Software model

315

FIG. 10

INITIALIZE   MOVE

407     408                          400

401              406

S                402      403      404      405

R        R        R        R

En       En       En       En       En

OUT

409              410      411      412      413

W0       W1       W2       W3       W4

# FIG. 11

# ADDRESS POINTER
# INITIALIZATION



FIG. 12

EACH SEM-FPGA CHIP

F_RD
457

F_WR
458

FROM
FPGA-CONTROLER

SPACE
459

DECODER
451

==REG
460

==H2S
461

==S2H
462

==CLK
463

452

REGR_MOVE
464

453

REGW_MOVE
465

454

H2S_MOVE
466

455

S2H_MOVE
467

456

CLK_MOVE
468

MOVE signal generator

470

450

# FIG. 13

RECONFIGURABLE HARDWARE BOARD

shift in, shift out

# FIG. 14

FIG. 15

START  500

# GATED DATA/CLOCK ANALYSIS

501
MAP REGISTER COMPONENTS INTO HARDWARE REGISTER MODEL

CLOCK EXTRACTION & SEQUENTIAL MAPPING

502
EXTRACT CLOCK SIGNALS OUT OF REGISTER COMPONENTS

503
DETERMINE PRIMARY CLOCKS AND DERIVED CLOCKS

504
ANY DERIVED CLOCKS?    NO

YES

CLOCK NETWORK/ GATED DATA ANALYSIS

505
FIND THE FAN-OUT COMBINATIONAL COMPONENTS FROM THE PRIMARY CLOCKS (FOR BOTH GATED CLOCK AND GATED DATA)

506
FIND THE FAN-IN COMBINATIONAL COMPONENTS TO THE DERIVED CLOCKS/DATA (FOR BOTH GATED CLOCK AND GATED DATA)

507
GATED CLOCK LOGIC OR CLOCK NETWORK = FAN-IN $\cap$ FAN-OUT OF CLOCKS
GATED DATA LOGIC = FAN-IN $\cap$ FAN-OUT OF DATA

508
DONE

# FIG. 16

FIG. 17

(A)



(B)

# FIG. 18

FIG. 19

# DURING
# EVALUATION



FIG. 20

F_BUS

YH[21:0]

N[43:0]

XH[43:22]

XH[21:0]

JTAG,
CONFIG
signals

W[43:0]

E[43:0]

YH[43:22]

Global
signals

S[43:0]

# FIG. 21

# FIG. 22

FIG. 23

FIG. 24

HARDWARE START-UP

```
        ╭─────────────╮
        │  Power on or │ ⟋ 800
        │  warm boot   │
        ╰─────────────╯
               │
               ▼
    ┌─────────────────────┐ ⟋ 801
    │  PCI Controller reads │
    │     EEPROM for        │
    │    initialization     │
    └─────────────────────┘
               │
               ▼
    ┌─────────────────────┐ ⟋ 802
    │    Read/write PCI     │
    │  controller registers │
    └─────────────────────┘
               │
               ▼
    ┌─────────────────────┐ ⟋ 803
    │  Boundary scan test for │
    │       all FPGAs       │
    └─────────────────────┘
               │
               ▼
    ┌─────────────────────┐ ⟋ 804
    │      Configure        │
    │      CTRL_FPGA        │
    └─────────────────────┘
               │
               ▼
    ┌─────────────────────┐ ⟋ 805
    │     Read/write        │
    │     CTRL_FPGA         │
    │     registers         │
    └─────────────────────┘
               │
               ▼
    ┌─────────────────────┐ ⟋ 806
    │ Setup PCI controller for DMA │
    │  master read/write modes.    │
    │   Transfer data and verify   │
    └─────────────────────┘
               │
               ▼
    ┌─────────────────────┐ ⟋ 807
    │  Configure all SEM_FPGAs │
    │  with a test design, and verify. │
    └─────────────────────┘
               │
               ▼
        ╭─────────────╮
        │   Hardware   │ ⟋ 808
        │    ready     │
        ╰─────────────╯
```

# FIG. 25

```verilog
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;

always@(posedge clock or negedge reset)
    if(!reset)
        q = 0;
    else
        q = d;

endmodule

module example;
    wire d1, d2, d3;
    wire q1, q2, q3;

    reg sigin;
    wire sigout;
    reg clk, reset;

    register reg1 (clk, reset, d1, q1);
    register reg2 (clk, reset, d2, q2);
    register reg3 (clk, reset, d3, q3);

    assign d1 = sigin ^ q3;
    assign d2 = q1 ^ q3;
    assign d3 = q2 ^ q3;
    assign sigout = q3;

    // a clock generator
    always
    begin
        clk = 0;
        #5;
        clk = 1;
        #5;
    end

    // a signal generator
    always
    begin
        #10;
        sigin = $random;
    end

    // initialization
    initial
    begin
        reset = 0;
        sigin = 0;
        #1;
        reset =1;
        #5;
        $monitor($time, " %b, %b", sigin, sigout);
        #1000 $finish;
    end
    end module
```

# FIG. 26

# CIRCUIT DIAGRAM

sigin sigout

reset

s7

s4

$\wedge$

d1

s1

reg1

q1

s8

clk gen

clk

s5

$\wedge$

d2

s2

reg2

q2

s6

$\wedge$

d3

s3

reg3

q3

# FIG. 27

```
module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;

always@(postedge clock or negedge reset)            Register Definition
    if(~reset)
        q = 0
    else
        q = d;

endmodule                                                        900

module example;
    wire d1, d2, d3;          wire interconnection info
    ware q1, q2, q3;
                                                                  907

    reg sigin;      ◄─────────── Test-bench input -- 908
    wire sigout;    ◄─────────── Test-bench output -- 909
    reg clk, reset;

S1  register reg 1 (clk, reset, d1, q1);
S2  register reg 2 (clk, reset, d2, q2);      Register component
S3  register reg 3 (clk, reset, d3, q3);
                                                                  901

S4  assign d1 = sigin ^ q3;
S5  assign d2 = q1 ^ 3;          Combinational component
S6  assign d3 = q2 ^ q3;
S7  assign signout = q3;                                          902

        // a clock generator
        always
        begin
S8          clk = 0;            Clock component
            #5;
            clk = 1;                                              903
            #5;
        end

        // a signal generator
        always
        begin
S9          #10;                Test-bench component (Driver)
            sigin = $random;
        end                                                      904

        // initialization
        initial
        begin
            reset = 0;
S10         sigin = 0;          Test-bench component (initialization)
            #1;
S11         reset = 1;                                           905
            #5;
S12         $monitor($time, "%b, %b", sigin, sigout);
            #1000 $finish;           Test-bench component (monitor)
        end
    end module                                                   906
```

# FIG. 28

SIGNAL NETWORK
ANALYSIS

FIG. 29

# SOFTWARE/HARDWARE
# PARTITION RESULT



FIG. 30

# HARDWARE MODEL

I/O BUS

CLK EDGE REG

EN   S1   q1

EN   S2   q2

EN   S3   q3

s1   s2   s3

d1   d2   d3

920

sigin   sigout

s4   ∧

s5   ∧

s6   ∧

# FIG. 31

# PARTITION RESULT #1



(IGNORE I/O AND CLOCK EDGE REGISTER)

# FIG. 32

# PARTITION RESULT #2



CHIP 1        CHIP 2

(IGNORE I/O AND CLOCK EDGE REGISTER)

# FIG. 33

# LOGIC PATCHING



## FIG. 34

1092

1091

1093

1090

(A)

1095    1097    1094

1098 →

1096

(B)

FIG. 35

1095   1097   1094

1091

1092

1098 →

1096

1093

(C)

1095   1097   1094

1092   1091

1093

1098 →

1096

(D)

# FIG. 35

# I/O PIN OVERVIEW OF
# FPGA LOGIC DEVICE

FPGA : 10K130V, 10K250V with 599-pin PGA package

—1500

Top
102 I/
Os

Left
111 I/
Os

Right
I/0 I/
Os

Botto
102 I/
Os

**425 Interconnect I/O**
**pins**

45 Dedicated I/O pins:

GCLK,      BUS[31..0], F_RD,
FDDATAXSFR, SHIFTIN,
SPACE[F:0]VAL,
DEV_0REQ_N,
DEV_CLRN

# FIG. 36

# FPGA INTERCONNECT BUSES

NH[27:0]    N[73:0]

1510

Top

W[73:0]                                   XH[72:37]

Left          FPG          Right
              A

XH[36:0]                                  E[73:0]
]                                         ]

Botto
m

SH[27:0]    S[73:0]
]           ]

# FIG. 37

# BOARD CONNECTION - SIDE VIEW

DUAL-BOARD
CONFIGURATION

# FIG. 38(A)

SIX BOARD
CONFIGURATION

# FIG. 38(B)

FIG. 39

# FIG. 40(A)



# FIG. 40(B)

**FIG. 41(A)**



**FIG. 41(B)**

1716  1717  1718  1719  1720  1721

1715

1722  1723

1724  1725  1726  BOARD 4  1727  1728  1729

1730  1731

1732
1733

1734

# FIG. 41(C)

1741  1742  1743  1744  1745  1746

1740

1747  1748

1749  1750  1751  BOARD 3  1752  1753  1754

1755  1756

1757
1758

1759

# FIG. 41(D)

1766 1767 1768 1769 1770 1771

1765

1772 1773

BOARD 2

1774 1775 1776 1777 1778 1779

1780 1781

1782
1783

1784

# FIG. 41(E)

1791 1792 1793 1794 1795 1796

1790

1797 1798

1799 1800 1801 BOARD 1 1802 1803 1804

1805 1806 1807 1808 1809 1810

1811
1812

1813

# FIG. 41(F)

FIG. 42

1840

2x30 Header, SMD, component side

1841

2x30 Receptacle, SMD, solder side

1842

2x45, 2x30 Header, thru hole, component side

1843

2x45, 2x30 Receptacle, thru hole, solder side

1844

R-pack, SMD, component side

1845

R-pack, SMD, solder side

# FIG. 43

FIG. 44

FIG. 45

FIG. 46

1131

User 1

1132

User 2

1133

User 3

1134
NETWORK

1135
NETWORK

1136
NETWORK

1130

SIMULATION SERVER

SCHEDULER

DEVICE DRIVER(S)

RECONFIGURABLE HARDWARE UNIT

1137

1138

1139

# FIG. 47

# SIMULATION SERVER ARCHITECTURE



FIG. 48

NO REQUEST

1160

IDLE

1161

SIMULATION
REQUEST

1162

QUEUE INCOMING
SIMULATION JOB

1163

PRIORITY SORTER

SIMULATION
COMPLETED OR
PAUSED

JOB
PREEMPTION

1164

SIMULATION JOB
SWAPPER

1166

1165

1167

LOCK HARDWARE
MODEL AND PROCEED
TO SIMULATE

FIG. 49

# JOB SWAPPER

```
┌─────────────────────────────┐
│     INTERRRUPT HARDWARE      │ 1180
└─────────────────────────────┘
              │
              ▼
┌─────────────────────────────┐
│  SAVE CURRENT SIMULATION IMAGE │
│  (HARDWARE AND SOFTWARE STATE) │ 1181
└─────────────────────────────┘
              │
              ▼
┌─────────────────────────────┐
│  CONFIGURE HARDWARE WITH NEW │
│           DESIGN             │ 1182
└─────────────────────────────┘
              │
              ▼
┌─────────────────────────────┐
│    RELOAD SAVED HARDWARE     │
│      SIMULATION IMAGE        │ 1183
└─────────────────────────────┘
              │
              ▼
┌─────────────────────────────┐
│  RELOAD ASSOCIATED SOFTWARE  │
│      SIMULATION IMAGE        │ 1184
└─────────────────────────────┘
              │
              ▼
┌─────────────────────────────┐
│      BEGIN SIMULATION        │ 1185
└─────────────────────────────┘
```

# FIG. 50

FIG. 51

PRIORITY I $\left\{\begin{array}{l}\text{JOB A} \\ \text{JOB B}\end{array}\right.$

PRIORITY II $\left\{\begin{array}{l}\text{JOB C} \\ \text{JOB D}\end{array}\right.$

TIME-SHARED HARDWARE USAGE:

| JOB A | JOB B | JOB A | JOB B | JOB C | JOB D | JOB C | JOB D |

1190
START

1191
PREEMPTION

1192
PREEMPTION

1193
JOB A
COMPLETES

1194
JOB B
COMPLETES

1195
PREEMPTION

1196
PREEMPTION

1197
JOB C
COMPLETES

1198
JOB D
COMPLETES

# FIG. 52

COMMUNICATION
HANDSHAKE SIGNAL

⌐1170   ⌐1171                                    ⌐1172

                                                      ⌐1234

                      3/         ⌐1230
        ←──────────────────────────────→
                     SPACE       ⌐1231
        ←──────────────────────────────→
                   READ/WRITE    ⌐1232       HANDSHAKE
                      4/                        LOGIC
        ←──────────────────────────────→      INTERFACE
                    COMMAND      ⌐1233
        ←──────────────────────────────→
                     DONE

SCHEDULER   DEVICE
             DRIVER

                                             RECONFIGURABLE
                                             HARDWARE UNIT

# FIG. 53

# COMMUNICATION
# HANDSHAKE PROTOCOL

1400

IDLE

NO COMMAND

1401

NEW
COMMAND

1402

COMMAND PROCESSOR

COMMAND =
0000 or 0001

COMMAND
= 0010

COMMAND =
0011

1403

SCAN SPACE AND READ/
WRITE SIGNALS

1404

SEQUENCE
CONFIGURATION FOR
ALL FPGAs

1405

INTERRUPT SIMULATION
SYSTEM

COMPLETE

COMPLETE

COMPLETE

1406

DONE

# FIG. 54

**Client**

| 1109 | 1123 | 1124 | 1125 |
|------|------|------|------|
| Client Program | Socket System Call | UNIX Kernel | TCP/IP |

1153

**Server**

| 1126 | 1127 | 1128 | 1129 |
|------|------|------|------|
| TCP/IP | UNIX Kernel | Socket System Call | Simulation Server |

# FIG. 55

FIG. 56

FIG. 57

MEMFSM - Memory
Finite State Machine in
CTRL_FPGA unit

DATAXSF
== 0 R

1300

Idle

DATAXSF
== 1 R

DATAXSF
== 1 R

Wait    1301

DATAXSFR ==
0

Generate start signal
start EVAL    1302
counter

EVA
== 1

Wait    1303

EVAL ==
0

1304    Turn on
EVAL_DONE
flag

MEM_EN ==
0

MEM_EN ==
1

1305    Wait one cycle for
SEM_FPGAddr and
to put memory    control
signals    FD[31:0].
on

1311    Wait one cycle for
puttingSEM_FPGAddr and
signalmemory    control
on    FD[63:32].

1306    Generate latch signal
Mem_Addrto    ctrl_Latch to fetch
/    inputs
from FD[31:0].

Extract MEM_WR_L for further
control.

1312    Generate latch signal
Mem_Addrto    ctrl_Latch to fetch
/    inputs
from FD[63:32].

Extract MEM_WR_H for further
control.

MEM_WR_
== 1
& LASTL ==
0

1307    Generate the select signal
Addr    ctrl_Mux to send
/    address andmemory    to
controls    L_SRAM.

MEM_WR_L ==
& LASTL ==
1

MEM_WR_L == 0

1308    Wait one cycle
L_SRAM
dataout on FD[31:0].
putting

LASTL = 0

1313    Generate the select signal
Addr    ctrl_Mux to send
/    address andmemory controls to
H_SRAM.

MEM_WR_H == 1
& LASTH ==
0

MEM_WR_H ==
& LASTH ==
1

MEM_WR_H == 0

1314    Wait one cycle
H_SRAM
dataout on FD[63:32].
putting

LASTH == 0

LASTL ==
1

Turn on
XSFR_DON
E
flag.

DONE
== 1

Wait    DONE ==
0

LASTH ==
1

1310    1309

DMA
transfer period

EVAL
period

Memory
access
period

# EVALFSM - EVAL
## Finite State Machine in
## each FPGA logic device



FIG. 59

# MEMORY READ DATA
# DOUBLE BUFFER



# FIG. 60

SIMULATION WRITE/READ CYCLE



FIG. 61

# SIMULATION DATA TRANSFER TIMING
(WR_XSFR_EN=RD_XSFR_EN=1, WAIT_EVAL=0)

WR_XSFR
PLX ovhd 1409

EVAL
Set EVALTIME = 8+X

EVAL_DONE 1419

MEM_EN 1410 1411
5 CLK per access
3 CLK

WPLX ADS_N 1412 2 CLK 1413
PLX ovhd 1414

RD_XSFR 1416
PLX starts DMA read in about 24 CLK

FD[63:0]
DMA write    DMA read    SRAM data

LD[31:0]
DMA write    DMA read    1415    Register read/write data 1429

EVAL_REQ_N from FPGA0-3
CONTENTION_N    3 CLK    Max time of EVAL_REQ_N for gated clk = 23 CLK EVAL_REQ_N longer than this period will be ignored.    CONTENTION_N

DONE
CONTENTION    DONE    EVAL_REQ_N    DONE    CONTENTION

XSFR_DONE
1417    1418

CPU does not access Simulation hardware.    CPU polls PLX interrupt register    CPU writes registers for next data transfer

# FIG. 62

SIMULATION DATA TRANSFER TIMING

(WR_XSFR_EN=RD_XSFR_EN=1, WAIT_EVAL=1)

# FIG. 63

WR_XSFR

EVAL

EVAL_DONE

MEM_EN

WPLX ADS_N

RD_XSFR

FD[63:0]

LD[31:0]

EVAL_REQ_N
from FPGA0-3

DONE

XSFR_DONE

PLX ovhd — 1409

Set EVALTIME = 8+X

1419
1411
5 CLK per access
3 CLK

SRAM data

1429
Register read/write data

3 CLK

1410
1424
1416
1421 PLX ovhd
16 CLK
1420
1422

DMA read
DMA read

DMA write
DMA write

CONTENTION_N
CONTENTION_N

CONTENTION DONE
DONE CONTENTION

EVAL_REQ_N

3 CLK

Max time of EVAL_REQ_N for gated clk = 23 CLK.
EVAL_REQ_N longer than this period will be ignored.

1412
1423
1417
1418

CPU polls PLX
interrupt register

CPU writes registers for next data transfer

CPU does not access Simulation hardware.

# Typical User Design of PCI Add-on Cards

Video signals from VCR, camera, TV Tuner

Video, audio outputs to monitor, speaker

Communication, disk drive interface

2001

2000

2002

2004

2003

2007  2005

OSC

2006

2008

MEMORY

Video, Multimedia, Ethernet, SCSI cards

PCI BUS

2010    2009

# FIG. 64

# Typical Hardware/Software Co-Verification



: DUT (Device Under Test)

# FIG. 65

# Typical Co-Verification by Using Emulator



# FIG. 66

: running time at emulation speed

The rest of the target system is running at full speed.

# SIMULATION



FIG. 67

# CO-VERIFICATION WITHOUT EXTERNAL I/O

2100

System

2101

RCC Computing System
(with Software Model)

2102
Target
Applications

2103
Test Cases

2104
clocks

2105
Driver of
target design

2106
Driver 1
Device model1

Driver 2
Device model2

2107

PCI
BUS

2114

2108

2109

PCI
Interface

2115

2110

Reconfigurable
Computing (RCC) Array

2112

2111

HARDWARE
MODEL OF
USER DESIGN

clocks

2116

2118

2113
Memory in
test bench

PCI BUS
of DUT

2117

# FIG. 68

# CO-VERIFICATION WITH EXTERNAL I/O

**Target System**

Target applications — 2122
2121

Test cases — 2123

Driver of user design — 2124

Primary PCI BUS
2129

ethernet PCI add-on card — 2125

SCSI PCI add-on card — 2126

SCSI drive — 2128
2130

PCI bridge — 2127
Fast        Slow

2120

Other External I/O to slowed-down hardware

2131        2132
Ext_clk      Secondary PCI BUS

2133  2136  2134  2137  2135
                          2138

External I/O Expander

2173 scan   2174   2175   External Interface   2139   2154

**System**   2140

2141

Board m1

RCC Computing System (with Software Model)

2145
PCI BUS
2171

2151  2172
PLX 9080

2152
CTRLXM

2150
2179

2153   CHIP m1   DRAM DIMM   Ext _buf
2176  data

2177        2182        2155
         2181              addr
                           2178

clocks — 2142

Testbench1 Driver1 Device model1 — 2143

Test bench2 Driver2 Device model2 — 2144

2180

Board 1
2146

CTRL 1
2156
2157

CHIP1  CHIP3  CHIP5  CHIP7  SRAM_H
CHIP 0  CHIP2  CHIP4  CHIP6  SRAM_L
FD Bus

Board 2
2147

CTRL 2

CHIP1  CHIP3  CHIP5  CHIP7  SRAM_H
CHIP 0  CHIP2  CHIP4  CHIP6  SRAM_L

Board 3
2148

CTRL 3
2158

2159  2160  2161  2162  2169
CHIP1  CHIP3  CHIP5  CHIP7  SRAM_H   2167
                                      2168
CHIP 0  CHIP2  CHIP4  CHIP6  SRAM_L
2163  2164  2165  2166            2170

Board 8
2149

CTRL 8

CHIP1  CHIP3  CHIP5  CHIP7  SRAM_H
CHIP 0  CHIP2  CHIP4  CHIP6  SRAM_L

2190

→ Data in
---→ Data Out

# FIG. 69

# CONTROL OF DATA-IN CYCLE



FIG. 70

# CONTROL OF DATA-OUT CYCLE



FIG. 71

# CONTROL OF DATA-IN CYCLE

DATA_XSER

F_WR

LOCAL BUS

| Global data from RCC Computing System to RCC Array & Ext_clk | Global data from Ext_intf to RCC Array & Ext_buf | Data from RCC Computing System to RCC Array sequentially | | |
|---|---|---|---|---|
| | | CHIP m1 | CHIP0_1------------CHIP7_8 | CHIP m2 |

CPU_IN

EXT_IN

**Global pointers (GLB_PTR) in all CHIPs**

GLB_PTR0

GLB_PTR1

GLB_PTR2

GLB_PTR3

**Software -to-Hardware (S2H_PTR) pointers in CHIP0_1**

S2H_PTR0

S2H_PTR1

# FIG. 72

# CONTROL OF DATA-OUT CYCLE

DATA_XSFR

F_RD

LOCAL BUS

| Data from RCC Hardware Array to CPU and Ext_intf sequentially. | | | | | | |
|---|---|---|---|---|---|---|
| CHIPm1 to RCC Computing System | CHIPm1 to RCC Computing System & Ext_intf | CHIP0_1 to RCC Computing System | CHIP0_1 to RCC Computing System & Ext_intf | ------- CHIP7_8 | CHIPm2 to RCC Computing System | CHIPm2 to RCC Computing System& Ext_intf |

Hardware-to-Software pointers in CHIPm1

H2S_PTR0

H2S_PTR1

Hardware-to-Software pointers in CHIP0_1

H2S_PTR0

H2S_PTR1

H2S_PTR2

H2S_PTR3

H2S_PTR4

# FIG. 73

**FIG. 74**

# SHIFT REGISTER



## FIG. 75(A)

# HOLD TIME ASSUMPTION
# FOR SHIFT REGISTER



## FIG. 75(B)

# MULTIPLE FPGA MAPPING
# FOR SHIFT REGISTER



FIG. 76(A)

# HOLD TIME VIOLATION
# BY LONG CLOCK SKEW



$T2 > T1 + H2$

FIG. 76(B)

# CLOCK GLITCH PROBLEM



FIG. 77(A)

FIG. 77(B)

# TIMING ADJUSTMENT BY ADDING DELAY



(Prior Art)

FIG. 78

# GLOBAL RETIMING



Legend

▷ Controlled by the global reference clock.

▨ FSM and I/O registers for retiming control.

(Prior Art)

FIG. 79

# TIGF LATCH

## Original Latch



**FIG. 80(A)**

## TIGF Latch



**FIG. 80(B)**

# TIGF DFF

## Original DFF



**FIG. 81(A)**

## TIGF DFF and Edge Detector



Edge Detector   **FIG. 81(B)**

# GLOBAL TRIGGER SIGNAL



**FIG. 82**

# RCC System



2600

RCC Computing System

2601 — CPU

2602 — Clocks

2603 — Test Bench

2604 — Disk

2610

$I_p$

2611

$O_p$

2620

RCC Hardware Accelerator

Array of Reconfigurable Logic Elements

2621

DUT modeled in hardware

# FIG. 83

Simulation target range
(VCD on demand)

$t_0$　　　　　$t_1$　　　　　　　$t_2$　　　　　　　$t_3$

Simulation session range

# FIG. 84

# SINGLE-ROW FPGA PER BOARD

BOARD 8        FPGA0

BOARD 7        FPGA0

BOARD 6        FPGA0

BOARD 5        FPGA0

BOARD 4        FPGA0

S1   S2   S3
C1   C2   C3

BOARD 3        FPGA0

S4   S5   S6
C4   C5   C6

S     SH

BOARD 2        FPGA0

N     NH
S1   S2   S3
C1   C2   C3

N   NH

BOARD 1        FPGA0

S     SH
S4   S5   S6

# FIG. 85

# TWO-ROW FPGA PER BOARD

FPGA0

BOARD 4

FPGA1

FPGA1

BOARD 3

FPGA0

| S4 | S6 | | S5 |
| C4 | C6 | | C5 |
| S | SH | | |

FPGA0

| N | NH | | |

BOARD 2

| S | | | SH |

FPGA1

| N | | | NH |

| S1 | S2 | | S3 |
| C1 | C2 | | C3 |
| N | NH | | |

FPGA1

| S | SH | | |

BOARD 1

| N | | NH | |

FPGA0

| S | | SH | |

| S4 | S6 | | S5 |

# FIG. 86

# THREE-ROW FPGA PER BOARD

C1 C2 C3

FPGA2

BOARD 3

FPGA1

FPGA0

S4 S5 S6
C4 C5 C6
S SH

FPGA0

N NH

BOARD 2

S SH

FPGA1

N NH

S SH

FPGA2

N NH

S1 S2 S3
C1 C2 C3
N NH

FPGA2

BOARD 1

N NH

FPGA1

S SH

FPGA0

S SH

S4 S5 S6

# FIG. 87

# FOUR-ROW
# FPGA PER
# BOARD

C4   C6   C5

S    SH

FPGA0

BOARD 2

FPGA1

FPGA2

FPGA3

N         NH
S1    S2        S3
C1    C2        C3
N         NH

FPGA3

S         SH

N         NH

FPGA2

S         SH

BOARD 1

N        NH

FPGA1

S        SH

N        NH

FPGA0

S        SH
S4    S6        S5

# FIG. 88

# INTERCONNECT FOR THREE-ROW PER BOARD

| I/O Signals | Odd Board | Even Board | Common Board |
|---|---|---|---|
| | Connector-Group Pin-position | Connector-Group Pin-position | Connector-Group Pin-position |
| FPGA2_N | C1 | S1 | C1, S1 |
| FPGA2_NH | C2 | S3 | C2, S3 |
| FPGA1_NH | C3 | S2 | C3, S2 |
| FPGA0_S | S4 | C4 | C4, S4 |
| FPGA0_SH | S5 | C6 | C6, S5 |
| FPGA1_SH | S6 | C5 | C5, S6 |

# FIG. 89

**FIG. 90**

**FIG. 91**

FIG. 92

# Clock Specification



# FIG. 93

# Clock Generation Scheduler w/ Slices



FIG. 94

# Clock Generation Slice



FIG. 95

# Clock Generation Scheduler and Slices



FIG. 96

## FIG. 97

FIG. 98A

FIG. 98B